New structures for intelligent power ICs were developed by using a wafer bonding technique. In these structures, the surfaces of a poly-Si layer and a crystalline silicon wafer are bonded; this combination of bonding surfaces leads to void-free bonding. The electrically perfect bonding at the vertical DMOS region of the new structure was obtained by diffusing impurity into the poly-Si layer. These results indicate that intelligent power ICs can be manufactured by using the new structure substrates. The fabrication process flow is shown in Figure 3 . (1 Figure 3 - (5) To examine the electrical bonding of the VDMOS region, we fabricated PSB wafers having Si/poly-Si/Si structure without buried oxide films.
output devices (VDMOS: Vertical Double-diffusion MOSFETs) having high current and high breakdown voltage capability and low voltage control circuits on a single chip. This integration realizes high perfonnance, reduction in size and high reliability of electronic equipment using power devices. In this structure the isolation method between the VDMOS region and the control circuits region has been key technology. To achieve the perfect device isolation, DI (Dielectric Isolation) has an advantage of protecting the control circuits from high drain voltage of VDMOS, and realizes no latch-up action.
Ohoka et al. have proposed a DI structure by using a wafer direct bonding technique for the fabrication of an intelligent power IC, in which VDMOS and control circuits can be formed [1] . Figure 1 The fabrication process flow is shown in Figure 3 . (1 
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